U.S. PATENT APPLICATION BERTAL HUMBER FILING DATE CLASS GROUP ART UNIT 07/743.383 08/21/91 156 1304 JUN-ICHI KONNO, MIE. JAPAN: KEISLLE SHINAGAWA, KANAGAWA, JAPAN: TOSHIYUKI ISHIDA, KANAGAWA, JAPAN; TAKAHIRO ITO, KANAGAWA, JAPAN; TESTSUO KONDO. KANAGAWA. JAPAN: FUKASHI HARADA. MIE. JAPAN: SHUZO FUJIMURA, TOKYO, JAPAN. **CONTINUING DATA********* VERIFIED **FOREIGN/PCT APPLICATIONS***** VERIFIED PCT PCT/JP91/00861 06/26/91 JAPAN 2-171791 06/27/90 STATE OR \$ 560.00 911333 JPX 22 ARMSTRONG, NIKAIDO, MARMELSTEIN, KUBOVCIK & MURRAY 1725 K ST. N.W., STE. 1000 WASHINGTON, DC 20006 METHOD FOR PRODUCING SEMICONDUCTOR INTEGRATED CIRCUITS AND APPARATUS USED IN SUCH METHOD This is to certify that annexed hereto is a true copy from the records of the United States Patent and Trademark Office of the application as filed which is identified above. By authority of the COMMISSIONER OF PATENTS AND TRADEMARKS

Certifying Officer

Date